GRAPE-DR and Next-Generation GRAPE

Jun Makino

Center for Computational Astrophysics and

Division Theoretical Astronomy National Astronomical Observatory of Japan



Accelerator-based Computing and Manycore Dec 2, 2009

Talk structure


- Short history of GRAPE
 - GRAPE machines
- GRAPE-DR
 - Architecture
 - Comparison with other architecture
 - Development status
- Next-Generation GRAPE
 - Future of accelerators

Short history of GRAPE

- Basic concept
- GRAPE-1 through 6
- Software Perspective


Basic concept (As of 1988)

- ullet With N-body simulation, almost all calculation goes to the calculation of particle-particle interaction.
- This is true even for schemes like Barnes-Hut treecode or FMM.
- A simple hardware which calculates the particle-particle interaction can accelerate overall calculation.
- Original Idea: Chikada (1988)




Accelerator-based computing two decades ago

Chikada's idea (1988)




- Hardwired pipeline for force calculation (similar to Delft DMDP)
- Hybrid Architecture (things other than force calculation done elsewhere)

GRAPE-1 to GRAPE-6








GRAPE-1: 1989, 308Mflops

GRAPE-4: 1995, 1.08Tflops

GRAPE-6: 2002, 64Tflops

Performance history



Since 1995 (GRAPE-4), GRAPE has been faster than general-purpose computers.

Development cost was around 1/100.

Software development for GRAPE

GRAPE software library provides several basic functions to use GRAPE hardware.

- Sends particles to GRAPE board memory
- Sends positions to calculate the force and start calculation
- get the calculated force (asynchronous)

User application programs use these functions.
Algorithm modifications (on program) are necessary to reduce communication and increase the degree of parallelism

Analogy to BLAS

Level	\mathbf{BLAS}	Calc:Comm	$\mathbf{Gravity}$	
0	c=c-a*s	1:1	$f_{ij}=f(x_i,x_j)$	1:1
1	\mathbf{AXPY}	$\boldsymbol{N:N}$	$f_i = \Sigma_j f(x_i, x_j)$	N:N
2	\mathbf{GEMV}	$N^2:N^2$	$f_i = \Sigma_j f(x_i, x_j)$	$N^2:N$
			for multiple i	
3	GEMM	$N^3:N^2$	$f_{k,i} = \Sigma_j f(x_{k,i},x_{k,j})$	$N^2:N$
			"Multiwalk"	

- Calc ≫Comm essential for accelerator
- Level-3 (matrix-matrix) essential for BLAS
- Level-2 like (vector-vector) enough for gravity
- Treecode and/or short-range force might need Level-3 like API.

Porting issues

- Libraries for GRAPE-4 and 6 (for example) are not compatible
- Even so, porting was not so hard. The calls to GRAPE libraries are limited to a fairly small number of places in an entire application code.
- Backporting the GRAPE-oriented code to CPU-only code is easy, and allows very efficient use of SIMD features.
- In principle the same for GPGPU.

Real-World issues with "Porting"

- Mostly on GPGPU....
 - Getting something run on GPU is not difficult
 - Getting a good performance number compared with non-optimized, single-core x86 performance is not so hard.

Quotes

From: Twelve Ways to Fool the Masses When Giving Performance Results on Accelerators Parallel Computers (D. H. Bailey, 1991)

- 1. Quote only 32-bit performance results, not 64-bit results.
- 2. Present performance figures for an inner kernel, and then represent these figures as the performance of the entire application.
- 6. Compare your results against scalar, unoptimized code on Xeons Crays.
- 7. When direct run time comparisons are required, compare with an old code on an obsolete system.
- 8. If MFLOPS rates must be quoted, base the operation count on the parallel implementation, not on the best sequential implementation.
- 12. If all else fails, show pretty pictures and animated videos, and don't talk about performance.

Real-World issues with "Porting" continued

- Making it faster than 10-year-old GRAPE or highly-optimized code on x86 (using SSE/SSE2) is *VERY*, *VERY HARD* (you need Keigo...)
- These are *mostly* software issues
- Some of the most serious ones are limitations in the architecture (lack of good reduction operation over processors etc)

I'll return to this issue later.

"Problem" with GRAPE approach

• Chip development cost becomes too high.


Year	Machine	Chip initial cost	process
1992	GRAPE-4	200K\$	$1 \mu \mathrm{m}$
1997	GRAPE-6	$\mathbf{1M\$}$	$250\mathrm{nm}$
2004	GRAPE-DR	4M\$	$90\mathrm{nm}$
2010?	GDR2?	$> 10\mathrm{M}\$$	45nm?

Initial cost should be 1/4 or less of the total budget. How we can continue?

Next-Generation GRAPE — GRAPE-DR


- Planned peak speed: peak 2 Pflops SP/1Pflops DP
- New architecture wider application range than previous GRAPEs
- primarily to get funded
- No force pipeline. SIMD programmable processor
- Completion year: FY 2008-2009

Processor architecture



- Float Mult
- Float add/sub
- Integer ALU
- 32-word registers
- 256-word memory
- communication port

Chip architecture



- 32 PEs organized to "broadcast block" (BB)
- BB has shared memory.
 Various reduction
 operation can be applied to the output from BBs using reduction tree.
- Input data is broadcasted to all BBs.
- "Solved" data movement problem: Very small number of long wires and off-chip IO.

Computation Model

Parallel evaluation of

$$R_i = \sum\limits_j f(x_i,y_j)$$


- parallel over both i and j (Level-2 gravity)
- y_i may be omitted (trivial parallelism)
- ullet $S_{i,j} = \sum\limits_k f(x_{i,k},y_{k,j})$ also possible (Level-3 BLAS)

The Chip



Sample chip delivered May 2006 90nm TSMC, Worst case 65W@500MHz

PE Layout



Black: Local Memory

Red: Reg. File

Orange: FMUL

Green: FADD

Blue: IALU

0.7mm by 0.7mm


800K transistors

0.13 W@500 MHz

1Gflops/512Mflops

peak (SP/DP)

Chip layout



- 16 blocks with 32PEs each
- Shared memory within blocks
- 18mm by 18mm chip size


Processor board



PCIe x16 (Gen 1) interface Altera Arria GX as DRAM controller/communication interface

- Around 200W power consumption
- Not quite running at 500MHz yet... (FPGA design not optimized yet)
- 900Gflops DP peak (450MHz clock)
- Available from K&F Computing Research

GRAPE-DR cluster system



GRAPE-DR cluster system

- 128-node, 128-card system (105TF theoretical peak @ 400MHz)
- Linpack measured: 24 Tflops@400MHz (still lots of tunings necessary....)
- Gravity code: 340Gflops/chip, working
- Host computer: Intel Core i7+X58 chipset, 12GB memory
- network: x4 DDR Infiniband
- plan to expand to 384-node system RSN. (Cables and switches...)

Software Environment

- Kernel libraries
 - DGEMM
 - * BLAS, LAPACK
 - Particle-Particle interaction
- Assembly Language
- HLL, OpenMP-like interface

Idea based on PGDL (Hamada, Nakasato)

— pipeline generator for FPGA

Machine code

108-bit horizontal microcode

```
DUM 1 m m m t t t t r r r r r r r r r r l l
                       1111ffffffffffffffffffiifb
                        mmmmmmmmmaaaaaa aasm
DUM: ioiwlsiwi www rrr rrrwi
                       aatwuuuuuuuuuuudddddd lle_
DUM: mmfrmhsrs aaw aaw aawrs
                       ddr 1 1 1 1 1 1 1 1 1 1 1 1 dd dd dd dd u u 1 w
                                                  a pw
DUM: rrsiaoeie ddl ddl ddlie
                                                  d e l
                       : ig:ssrnssrnrniinnsrnii iu:i
DUM:::etdrltl rr: rra rrbtl
DUM : :: lert: e: : i: ai: bi: e:
                       :: a: hhoohhooossooiooss an: t
                       ::d:iuriiurureerrguree ls:e
DUM : : : : : s : : : : : : a : : b : : :
:: r: ffnmffnmnmllmmnnmll ui::
::::ttdattdadaabaabdaab og::
::::25a125b1:1::11::1:: pn::
::::50:a50:b:o::ab::o:: :e::
0 0 1
TSP 1 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 0 0 2
                       0 0 1
ISP 1 0 0 0 0 0 0 1 1 2 0 1 0 0 0 0 0 0 2
                       0 0 1
ISP 1 0 0 0 0 0 0 0 1 1 4 1 1 0 1 1 2 1 1 0 2
                       0 0 1
                       DUM
DUM IDP header format: IDP len addr bbn bbnmask, all in hex
DUM RRN format
DUM ADDR N BBADR REDUC WL FSEL NA NB SB RND NO OP UN ODP SREGEN
TDP 1 1000 0 0
    1 0
R.R.N O
IDP 1 1000 0 0
    1 0
R.R.N O
```

HLL example

Nakasato (2008), based on LLVM.

```
VARI xi, yi, zi;
VARJ xj, yj, zj, mj;
VARF fx, fy, fz;
dx=xi-xj;
dy=yi-yj;
dz=zi-zj;
r2= dx*dx+dy*dy+dz*dz;
rinv = rsqrt(r2);
mr3inv = rinv*rinv*rinv*mj;
fx+= mr3inv*dx;
fy+= mr3inv*dx;
fz+= mr3inv*dz;
```

Driver functions

Generated from the description in the previous slide

Interface struct

```
struct grape_j_particle_struct{
  double xj;
  double yj;
  double zj;
  double mj;
struct grape_i_particle_struct{
  double xi;
  double yi;
  double zi;
};
struct grape_result_struct{
  double fx;
  double fy;
  double fz;
};
```

DGEMM kernel in assembly language (part of)

"VLIW"-style

```
## even loop
bm b10 $1r0v
bm b11 $1r8v
dmul0 $1r0 $1m0v ; bm $1r32v c0 0 ; rrn fadd c0 256 f1t72t
dmul1 $1r0 $1m0v ; upassa $fb $t $t ; idp 0
dmul0 $1r0 $1m256v ; faddAB $fb $ti $1r48v ; bm $1r40v c1 0
dmul1 $1r0 $1m256v ; upassa $fb $t $t
dmul0 $1r2 $1m8v ; faddAB $fb $ti $1r56v ; bm $1r32v c2 1
dmul1 $1r2 $1m8v ; faddA $fb $1r48v $t
dmul0 $1r14 $1m504v ; faddA $fb $ti $1r32v
                                          ; bm $1r40v c63 31
dmul1 $1r14 $1m504v ; faddA $fb $1r56v $t
faddA $fb $ti $lr40v
nop
```

Unique feature as parallel language

- Only the inner kernel is specified
- Communication and data distribution are taken care by hardware and library. User-written software does not need to care about.

OpenMP-like compiler

Goose compiler (Kawai 2009)

```
#pragma goose parallel for icnt(i) jcnt(j) res (a[i][0..2])
    for (i = 0; i < ni; i++) {
        for (j = 0; j < nj; j++) {
            double r2 = eps2[i];
            for (k = 0; k < 3; k++) dx[k] = x[j][k] - x[i][k];
            for (k = 0; k < 3; k++) r2 += dx[k]*dx[k];
            rinv = rsqrt(r2);
            mf = m[j]*rinv*rinv*rinv;
            for (k = 0; k < 3; k++) a[i][k] += mf * dx[k];
        }
    }
}</pre>
```

Translated to assembly language and API calls.


Performance and Tuning example


- HPL (LU-decomposition)
- Gravity

Based on the work by H. Koike (Thesis work)

LU-decomposition

DGEMM performance





N = K = 204

M=N, K=2048, 640 Gflops 450 Gflops

FASTEST single-chip and single-card performance on the planet! (HD5870/5970 will be faster...)


DGEMM tuning

Key to high performance: Overlapping communication and Calculation

- PE kernel calculates C(8,2) = A(32,8) * B(8,2)
- 512 PEs calculate C(256,2) = A(512,256) * B(512,2)
- Next B sent to chip while calculation
- Previous C sent to host while calculation
- Next A sent from host to GDR card while calculation

Everything other than the transfer of B from host to GDR card is hidden.

LU-decomposition performance



Speed in Gflops as function of Matrix size 430 Gflops (54% of theoretical peak) for N=50K

LU-decomposition tuning

- Almost everything mentioned in Kathy Yelick's talk
 - except for the concurrent use of CPU and GDR (we use GDR for column factorization as well...)
 - right-looking form
 - TRSM converted to GEMM
 - use row-major order for fast $O(N^2)$ operations
- Several other "new" techniques
 - Transpose matrix during recursive column decomposition
 - Use recursive scheme for TRSM (calculation of L^{-1})
- 3 weeks to develop the code from scratch

HPL (parallel LU) tuning

- Everything done for single-node LU-decomposition
- Both column- and row-wise communication hidden
- TRSM further modified: calculate UT^{-1} instead of $T^{-1}U$
- More or less working, tuning still necessary

Two months for coding and debugging so far.


N=30K, single node: 240Gflops

N=60K, 4 nodes: 984 Gflops

(Super-linear because of partial hiding of panel factorization)

Gravity kernel performance

(Performance of individual timestep code not much different)



Assembly code (which I wrote) is not very optimized yet... Should reach at least 600 Gflops after rewrite.

Comparison with GPGPU

Pros:

- Significantly better silicon usage
 512PEs with 90nm
 40% of the peak DP speed of HD5870 with 1/2 clock and 1/5 transistors
- Designed for scientific applications reduction, small communication overhead, etc

Cons:

- Higher cost per silicon area... (small production quantity)
- Longer product cycle... 5 years vs 1 year

Good implementations of N-body code on GPGPU are there (Hamada, Nitadori, ...)

GPGPU performance for N-body simulation

- Impressive for a trivial N^2 code with shared timestep (x100 performance!!!) actually x10 compared to a good SSE code.
- \sim x5 for production-level algorithms (tree or individual timestep), \sim x3 or less for the same price, even when you buy GTX295 cards and not Tesla and after Keigo developed new algorithms (without him x2 or less).

GPGPU tuning difficulties

- huge overhead for DMA and starting threads (much longer than MPI communication latency with IB)
- lack of low-latency communication between threads

GRAPE and GRAPE-DR solution

- PIO for sending data from host to GDR
- single PIO write stars calculation
- hardware support for broadcast and reduction

Near-peak performance with minimal bandwidth for both on-board memory and host.

Next-Generation GRAPE

Question:

Any reason to continue hardware development?

- GPUs are fast, and getting faster
- FPGAs are also growing in size and speed
- Custom ASICs practically impossible to make

Next-Generation GRAPE

Question:


Any reason to continue hardware development?

- GPUs are fast, and getting faster
- FPGAs are also growing in size and speed
- Custom ASICs practically impossible to make

Answer?

- GPU speed improvement might slow down
- FPGAs are becoming far too expensive
- Power consumption might become most critical
- Somewhat cheaper way to make custom chips

GPU speed improvement slowing down?



Clear "slowing down" after 2006 (after G80)

Reason: shift to more general-purpose architecture

Discrete GPU market is eaten up by unified chipsets and unified CPU+GPU

But: HPC market is not large enough to support complex chip development

Structured ASIC

- Something between FPGA and ASIC
- From FPGA side: By using one or few masks for wiring, reduce the die size and power consumption by a factor of 3-4.
- eASIC: 90nm (Fujitsu) and 45nm (Chartered) products.
- 45nm: up to 20M gates, 700MHz clock. 1/10 in size and 1/2 in the clock speed compared to ASIC. (1/3 in per-chip price)
- 1/100 initial cost

GRAPEs with eASIC

- Completed an experimental design of a programmable processor for quadruple-precision arithmetic. 6PEs in nominal 2.5Mgates.
- Started designing low-accuracy GRAPE hardware with 7.4Mgates chip.

Summary of planned specs:

- around 8-bit relative precision
- support for quadrupole moment in hardware
- 100-200 pipelines, 300MHz, 2-4Tflops/chip
- small power consumption: single PCIe card can house 4 chips (10 Tflops, 50W in total)

Will this be competitive?

Rule of thumb for a special-purpose computer project:

Price-performance should be more than 100 times better at the beginning of the project

- x 10 for 5 year development time
- x 10 for 5 year lifetime

Compared to CPU: Okay

Compared to GPU: ???

Will this be competitive?

Rule of thumb for a special-purpose computer project:

Price-performance should be more than 100 times better at the beginning of the project

- x 10 for 5 year development time
- x 10 for 5 year lifetime

Compared to CPU: Okay

Compared to GPU: ???

Will GPUs 10 years from now 100 times faster than today?

Summary

- GRAPE-DR, with programmable processors, will have wider application range than traditional GRAPEs.
- Small cluster of GDR system is now up and running
- Peak speed of a card with 4 chips is 800 Gflops (DP).
- DGEMM performance 640 Gflops, LU decomposition > 400Gflops
- Currently, 128-card, 512-chip system is up and running
- We might return to custom design with structured ASIC

Further reading...

http://www.scidacreview.org/0902/html/hardware.html



HARDWARE

Specialized Hardware for Supercomputing

What kind of computer do you imagine when you hear the terms "supercomputing" or "high-performance computing?" A Cray XT3/4/5? An IBM BlueGene? Or a number of rack-mounted IBM/Intel/AMD servers with Infiniband or some other fast network? Certainly, these machines do many large simulations, and from such simulations you can easily find numerous beautiful computer graphics. However, these big machines are not the only way to do large scientific calculations. The GRAPE and GRAPE-DR hardware (figures 1 and 2), developed at the Center for Computational Astrophysics, National Astronomical Observatory of Japan, are alternatives to typical supercomputing architecture.

Transistor Usage and Power Consumption

Accelerator hardware is one alternative to the most widely used supercomputer architectures. The latest example is the IBM Roadrunner system ("Science-Based Prediction at LANL" SciDAC Review 4, Summer 2007, p33), which started operation in June 2008. It consists of approximately 13,000 Cell BE processors, originally developed for the Sony PS3 game console, with double-precision enhancement (PowerXCell 8i). Two Cell processors are mounted on a blade, and two blades are connected to a dual-socket, dual-core Opteron blade through a

The GRAPE and GRAPE-DR hardware, developed at the Center for Computational